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举技术（Gain boosting technique）来进一步提高增益，第二级采用 MOS 管负载的
共源极运算放大器，来获得较大摆幅，为了获得更好的幅频特性，频率补偿采用
了共栅极补偿方式。本文的工作主要有以下两个方面： 












时间，基于 0.35um/3.3V 硅基 CMOS 工艺进行了版图设计及后仿真，版图仿真结
果显示运算放大器直流增益为 60dB，单位增益带宽为 646.6MHZ，相位裕度为



































Operational amplifier is the kernel module of MDAC in pipelined ADC, while the 
nonideal characteristics of the operational amplifier may have a strong impact on the 
function of MDAC, and whose functions determine the precision and speed of pipelined 
ADC. To realize higher gain and wide output swing, two-stage operational amplifiers is 
achieved in this paper, whose first stage is fulfilled by gain boosted cascode operational 
amplifier(GBCA), and whose second stage is fulfilled by simple common source 
amplifier, and cascode compensation is adopted for frequency compensation. This paper 
is composed of two aspects as follows: 
(1) A fully differential, high gain two-stage operational amplifier being applied to 
the first-stage MDAC circuit of pipelined ADC is designed by the silicon CMOS 
technology of 0.35um/3.3V. In this paper we make the pole-zero analysis aim at 
two-stage operational amplifier, and make optimize aim at cascode compensation. 
Pole-zero locations are analyzed to optimize the circuit structure with the technology of 
cascode compensation, enables the system phase margin satisfy the stability request to 
improve the stability by adding a pair of MOSFET in parallel with input tubes. The 
simulation results show that its DC gain can reach 93.77dB, its gain bandwidth is 
767MHZ and its phase margin is 30deg, which can meet the requirement of system. 
(2) A single-stage cascode amplifier with gain boosting technology is designed. 
Gain boosting technique helps improve the DC gain of cascode operational amplifiers 
with no change in DC operating points. In this paper, modeling building and numerical 
simulation for the transfer function of gain boosted cascode amplifiers are presented, 
which can guide the design of auxiliary operational amplifiers and main operational 
amplifiers and optimize the settling time of GBCA. The bandwidth and built-up time is 
optimized in result. The layout design is accomplished based on the silicon CMOS 
technology of 0.35um/3.3V, and the simulation results show that its DC gain is 60dB, 
its gain bandwidth is 646MHZ and its phase margin is 75.7deg. The operational 
amplifier on chip is measured at last, and the simulation result shows that its DC gain is 
51.4dB. 
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第 1 章 绪论 
1 
 
第 1 章  绪论 
1.1  研究背景 
 自然界中的大部分信号为连续的模拟量，模数转换器可以作为连接窗口对模拟
信号进行采样、量化、编码，之后将产生的数字编码提供给数字信号处理系统[1]。
如图 1. 1 所示，模数转换器被广泛的应用于各个领域，其中流水线 ADC 面向的细
分市场主要包括无线通信、高清图像处理、医疗传感等。随着半导体产业的蓬勃
发展和通信制式的更新换代，电子行业对 ADC 的速度、精度提出越来越高的要求，
同时，消费类电子产品的便携性需要也对 ADC 的功耗提出更苛刻要求。 
 
 




























ADC 包含多个并行的比较器，量化器中子 ADC 以外的模块为 MDAC 电路。流水
线 ADC 重要模块是采样保持电路以及 MDAC，其中对其性能影响 大的是




带宽是对采样保持电路和 MDAC 的建立时间的重要限制，从而限制了 ADC 的采
样速度；第三，运算放大器的功耗是流水线 ADC 中功耗贡献 大的模块，所以降
低 ADC 功耗关键的是使运算放大器的功耗尽可能降低；第四，运算放大器的版图
设计，包括版图对称性和寄生电阻电容的影响也会对整个电路的性能造成极大的





的研究方面具有领先地位。Stanford 大学和 California 大学的 Berkeley 分校在 ADC



























1.2  关键技术与研究现状 























Δ ⋅=  （1. 1）
其中，ΔCi 是采样电容的匹配误差，Ctotal 是单级 MDAC 所有采样电容之和，N 是
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